Abstract-Code modernization is a umbrella term used for porting and tuning codes to keep them up-to-date with the rapidly changing hardware landscape and to extract the best performance from the current hardware platforms. Roofline model is generally used to visually depict the cumulative performance gains from optimizations towards achieving the theoretical peak performance of a processor. However, this practice can be retrogressive with two typical symptoms. First, it can fall prey to Red Queen Principle where one spends several man-years putting extensive optimizations only in the long run to stay in the same place where one started. Second, it is very likely that an open source package with portable optimizations may exhibit better average performance overall than a heavily optimized vendor package.
I. INTRODUCTION
Code modernization is a perpetual endeavour of performance experts to port and tune their codes to keep up-todate with the rapidly changing hardware platforms and to run efficiently on them. The roofline model is used to visually depict the trend of performance gains accrued from intranode optimizations towards the theoretical peak performance of a processor. Using this model, the high optimized scientific applications such as Intel Math Kernel Library (Intel MKL) (BLAS, FFT) consistently demonstrate the close-to-peak performance or superior performance of their codes (such as BLAS) for new platforms. However, we show that this practice confined to the specialist domain of code optimization experts can, not only be time-consuming but also harmful in the long run with two typical symptoms. First, it can fall prey to Red Queen Principle where one spends several man-years putting extensive optimizations only in the long run to stay in the same place where one started. This is because hardware architectures are changing rapidly to fuel the progress towards unprecedented computational capabilities such as exascale computing. Architecture-specific optimizations may become obsolete for newer architectures. Second, it is very likely that an open source package with portable optimizations may exhibit better average performance overall than a heavily optimized vendor package. We exemplify this viewpoint using a case study.
We use three multithreaded FFT applications for comparison written using the packages FFTW-2.1.5, FFTW-3.3.7, and Intel MKL FFT respectively. The performance profiles/speed functions for the applications are obtained on a modern Intel Haswell multicore server consisting of 2 sockets of 18 physical cores each (specification shown in Table I ). All the FFT applications compute a 2D-DFT of complex signal matrix of size N × N using 36 threads. We do not use any special environment affinity variables during the execution of the application. The total number of problem sizes N × N experimented is around 1000 with N ranging from 128 to 64000 with a step size of 64, {128, 192, ..., 64000}. We will be referring frequently to width of performance variations in a performance profile. It is related to the difference of speed between two subsequent local minima (s 1 ) and maxima (s 2 ) and is defined below:
To make sure the experimental results are reliable, we follow a statistical methodology described in the experimental section V-A. Briefly, for every data point in the functions, the automation software executes the application repeatedly until the sample mean lies in the 95% confidence interval and a precision of 0.025 (2.5%) has been achieved. For this purpose, Student's t-test is used assuming that the individual observations are independent and their population follows the normal distribution. We verify the validity of these assumptions by plotting the distributions of observations. The speed/performance values shown in the graphical plots throughout this work are the sample means. Figure 1 , 2 show the performance profiles of FFTW 2.1.5 versus FFTW 3.3.7. Following are the key observations:
• We can see that the width of performance variations in FFTW-3.3.7 is substantially greater than that for FFTW-2.1.5.
• The peak performance of FFTW-3.3.7 is 16989 MFLOPs (N = 8000) whereas that for FFTW-2.1.5 is 17841 MFLOPs (N = 2816).
• The average speeds of FFTW-2.1.5 and FFTW-3.3.7 are 7033 MFLOPs and 5065 MFLOPs respectively. FFTW-2.1.5 is better than FFTW-3.3.7 by around 38% (on an average). There are 529 problem sizes (out of 1000) where the performance of FFTW-2.1.5 is better than FFTW-3.3.7. Figures 3, I present the performance comparisons between FFTW-2.1.5 and Intel MKL FFT. The most important observations are as follows:
• The peak performance of FFTW-2.1.5 is 17841 MFLOPs (N = 2816) whereas that for Intel MKL FFT is 39424 MFLOPs (N = 1792).
• The average performance of Intel MKL FFT is around 9572 MFLOPs versus 7033 MFLOPs for FFTW-2.1.5. So, on an average, Intel MKL FFT is 36% better than FFTW-2.1.5. Despite Intel MKL FFT demonstrating better average performance than FFTW-2.1.5, its width of variations is significantly greater than that for FFTW-2.1.5. One can see that the variations of Intel MKL FFT almost fill the picture. This is the reason why Intel MKL FFT demonstrates comparatively poorer average performance despite its high peak performance.
• There are 162 problem sizes (out of 1000) where FFTW-2.1.5 is better than Intel MKL FFT. Figures 5, 6 present the performance comparisons between FFTW-3.3.7 and Intel MKL FFT. The crucial observations are as follows:
• The peak performance of FFTW-3.3.7 is 16989 MFLOPs (N = 8000) whereas that for Intel MKL FFT is 39424 MFLOPs (N = 1792).
• The average performance of FFTW-3.3.7 is 5065
MFLOPs and Intel MKL FFT is 9572 MFLOPs, 89% faster. However, there are 199 problem sizes (out of 1000) where FFTW-3.3.7 outperforms Intel MKL FFT.
• The width of variations for Intel MKL FFT is noticeably greater than that for FFTW-3.3.7.
Based on these comparisons, we make the following important conclusions:
• Extensive nodal optimization of FFT using highly architecture-specific techniques is harmful and futile in the long run since hardware platforms undergo drastic changes. A supreme example is FFTW-2. Intel MKL FFT for many problem sizes and its variations are lesser. There are three solution approaches that can be employed for the optimization of 2D-DFT computation by removal of performance variations. These approaches can be applied, in general, for optimization of data-parallel applications on modern multicore processors for performance.
• Optimization through source code analysis and tuning:
This approach requires source code modification. It lacks portability if architecture-specific optimizations are used. It has other disadvantages, the most crucial being the disproportion between the time spent tuning the code and the continued long-term portable performance improvements.
• Optimization using solutions to larger problem sizes with better performance: This is a portable approach. However, there has to be a performance model, which given workload size N to solve will output the problem size N l (> N ) that is to be used for padding. While programmatically extending 1D arrays logically is easy, it is not the case for 2D arrays such as matrices and multidimensional arrays. • Optimization using model-based parallel computing: In the current era of multicores where processors have abundant number of cores, one can partition the workload between several identical multithreaded routines (abstract processors) and execute them in parallel. This is a highly portable approach and as we show in this paper, can demonstrate good portable performance. We describe these approaches in the background section II to follow.
In this paper, we propose a novel model-based parallel computing technique as a very effective and portable method for optimization of multithreaded routines for performance on multicore processors. We present two optimization methods, PFFT-FPM and PFFT-FPM-PAD, based on this technique. The first method adopts the third solution approach and is a model-based parallel computing solution employing functional performance models (FPMs). The second method is an exten- sion of the first. It combines the second and third approaches where the lengths of the paddings are determined from the FPMs. Both the methods compute 2D-DFT of a complex signal matrix of size N × N using p abstract processors. They take as inputs, discrete 3D functions of performance against problem size (FPMs) of the processors and output the transformed signal matrix. Unlike load balancing algorithms, optimal solutions found by these algorithms may not loadbalance the application. We demonstrate tremendous speedups for both these algorithms over the basic versions offered in FFTW-3.3.7 and Intel MKL FFT.
Our main contributions can be summarized as follows:
• We describe the drawbacks inherent in the practice of extensive nodal optimization using highly architecturespecific optimizations. We use computation of 2D-DFT by multi-threaded FFT routines offered by three highly optimized packages, FFTW-2.1.5, FFTW-3.3.7, and Intel MKL FFT, for this purpose. We show that FFTW-2.1.5, which is obsolete and a decade older than FFTW-3.3.7 performs better than it for several problem sizes and has better average performance. We also show that a heavily optimized vendor package, Intel MKL FFT, has severe performance variations compared to FFTW-2.1.5 and FFTW-3.3.7 and several problem sizes where its performance is worse even though its average performance is a bit better.
• We propose two novel nodal optimization methods using model-based parallel computing to compute 2D-DFT on modern multicore servers and are therefore highly portable. We report tremendous speedups of these methods over the basic FFT routines provided in the packages FFTW-3.3.7 and Intel MKL FFT. We show that using our optimization methods improves the average performance of FFTW-3.3.7 over the unoptimized FFTW-2.1.5 by 42% and the average performance of Intel MKL FFT over the unoptimized FFTW-2.1.5 by 24% (over and above the 36% of unoptimized Intel MKL FFT). The rest of the paper is structured as follows. Section 3 presents our two model-based parallel computing solutions. Section 4 contains the experimental results. Section 5 concludes the paper.
II. PERFORMANCE OPTIMIZATION OF FAST FOURIER TRANSFORM ON MULTICORE PROCESSORS: SOLUTION APPROACHES In this section, we describe three solution approaches for the optimization of 2D-DFT computation (by removal of performance variations). These approaches can be applied, in general, for optimization of data-parallel applications on modern multicore processors for performance. We discuss the advantages and disadvantages of each approach.
Optimization through source code analysis and tuning: This is typically the first approach adopted to improve the performance of an application. However, it has many disadvantages.
• If the code is highly tuned to a specific vendor architecture, its portability to other vendor architectures suffers. average performance of FFTW-2.1.5 is much better.
Optimization using solutions to larger problem sizes with better performance: Supposing we are solving a problem where the size of the matrix is N . In this approach, the solution to a larger problem size (N l > N ), which has better execution time than N , is used as solution for N . The common approach is the pad the input matrix to increase its problem size from N to N l and zero the contents of the extra padded areas. It is also a technique that is widely used in different flavours (restructuring arrays, aggregation) to minimize cache conflict misses [1] , [2] , [3] , [4] . It requires no source code modification of the optimized package.
While it is a highly portable approach, it also has some disadvantages.
• There has to be a performance model, which given N will provide the problem size N l that is to be used for padding. In this work, we use functional performance models (FPMs) that will provide this information.
• While programmatically extending 1D arrays logically is easy, it is not the case for 2D arrays such as matrices and multidimensional arrays. One inexpensive technique is to locally copy the input signal matrix of size N to a work matrix of size N l , compute 2D-DFT of the work matrix and copy the relevant content back to the signal matrix, which is returned to the user. However, the drawback is the extra memory used for the work matrix.
Optimization using model-based parallel computing: Finally, we propose the third approach, which is based on parallel computing. In the current era of multicores where processors have abundant number of cores, one can partition the workload between several identical multithreaded routines (abstract processors) and execute them in parallel. This method can be a very effective nodal optimization technique especially when it employs realistic performance models of computation and efficient data partitioning algorithms that use the models as input.
Its advantages are:
• It is highly portable when the performance models of computation used in the data partitioning algorithms do not use architecture-specific parameters.
• No source code modification of the optimized package is required.
• Relatively less time-consuming programming effort involved, which is to distribute the workload between several identical multithreaded routines (abstract processors) and execute them in parallel.
• Speedups can be very good (as we show in this work) and are portable. The disadvantages are:
• To distribute the data between the identical multithreaded routines (abstract processors), one can start with homogeneous distribution. But to squeeze out the maximum performance, realistic and accurate performance models and efficient data partitioning algorithms are necessary. It should be noted that the model must not be based on parameters, which are highly architecture-specific (For example: performance monitoring events (PMCs)). This would compromise the portability of this approach. In this paper, we present two algorithms, PFFT-FPM and PFFT-FPM-PAD. The first algorithm adopts the third approach and is a model-based parallel computing solution employing functional performance models (FPMs). The second is an extension of the first algorithm. It combines the third approach with the second approach where the lengths of the paddings are determined from the FPMs.
III. 2D-DFT: MODEL-BASED PARALLEL COMPUTING SOLUTIONS
In this section, we start with description of the sequential 2D-FFT algorithm using the row-column decomposition method. Next, we explain the parallel 2D-FFT algorithm based on the sequential 2D-FFT algorithm and that uses load balancing technique. Then, we present our two novel modelbased optimization methods. The first method PFFT-FPM employs parallel computing technique and takes as input, discrete 3D functions of performance against problem size of the processors (FPMs). The second method PFFT-FPM-PAD is an extension of PFFT-FPM and employs padding, where the partitions (problem sizes) are padded by lengths determined from the FPMs.
A. Sequential 2D-FFT Algorithm
We first describe the sequential algorithm for computing the DFT on a two-dimensional point discrete signal M of size N × N . We call M the signal matrix where each element
is a complex number. The 2D-DFT of M is defined by:
The total number of complex multiplications required to compute the 2D-DFT is Θ(N 4 ). This complexity can be reduced very significantly by using row-column decomposition method where the 2D-DFT is computed using a series of 1D-DFTs, which are implemented using a fast 1D-FFT algorithm. The method consists of two phases called the row-transform phase and column-transform phase. The method is depicted in Figure 4 and is mathematically summarized below:
It computes a series of ordered 1D-FFTs on the N rows of
The total cost of this rowtransform phase is Θ(N 2 log 2 N ). Then, it computes a series of ordered 1D-FFTs on the N columns ofX. The column l ofX is transformed to
The total cost of this column-transform phase is Θ(N 2 log 2 N ). Therefore, by using the row-column decomposition method, the complexity of 2D-FFT is reduced from Θ(N 4 ) to Θ(N 2 log 2 N ).
B. PFFT-LB: Parallel 2D-FFT Algorithm Using Load Balancing
The parallel 2D-FFT algorithm is based on the sequential 2D-FFT row-column decomposition method and is executed using p identical abstract processors ({P 1 , ..., P p }). The rows of the complex matrix x are partitioned equally between the p processors where each processor gets N p rows. The other input to the algorithm is the signal matrix M. The output from the algorithm is the transformed signal matrix M. All the FFTs that we discuss in this work are considered to be in-place.
PFFT-LB consists of four steps:
Step 1. 1D-FFTs on rows:
Step 2. Matrix Transposition: The matrix M is transposed.
Step 3. 1D-FFTs on rows: Processor P i executes sequential 1D-FFTs on rows
Step 4. Matrix Transposition: The matrix M is again transposed.
The computational complexity of Steps 1 and 3 is Θ( 
C. PFFT-FPM: Performance Optimization Using FPMs and Load Imbalancing
We now describe our new model-based optimization method called PFFT-FPM that employs parallel computing technique and is based on functional performance models (FPMs).
PFFT-FPM is executed using p identical abstract processors ({P 1 , ..., P p }). The inputs to PFFT-FPM are the number of available abstract processors, p, the number of rows of the signal matrix, N , the speed functions of the abstract processors, S, and the user-input tolerance . The output from PFFT-FPM is the transformed signal matrix M. The discrete speed function of processor P i is given by S i = {s i (x 1 , y 1 ), ..., s i (x m , y m )}) where s i (x, y) represents the speed of execution of x number of 1D-FFTs of length y by the processor i. The speed is calculated using the formula:
2.5 * xy * log 2 (y) t , where t is the time of execution of x number of 1D-FFTs of length y.
It consists of following main steps:
Step 1. Partition rows: 1a. Plane intersection of speed functions: Speed functions S are sectioned by the plane y = N . A set of p curves on this plane are produced which represent the speed functions against variable x given parameter y is fixed.
1b. Are speed functions identical?:
Step 1d. Otherwise, go to Step 1c. If there exists a (x k , N ), the speed functions can not be considered identical.
1c. Partition rows using POPTA: Construct a speed
. POPTA [5] is then invoked using this speed function as an input to obtain an optimal distribution of the rows, d.
1d. Partition rows using HPOPTA: HPOPTA [6] is invoked using the p speed curves as input to obtain an optimal distribution of the rows, d.
Step 2. 1D-FFTs on rows: Processor P i executes sequential 1D-FFTs on its rows given by
Step 3. Matrix Transposition: The matrix M is transposed.
Step 4. 1D-FFTs on rows: Same as Step 2.
Step 5. Matrix Transposition: Same as Step 3. The algorithm is illustrated in the Figure 8 for four abstract processors solving 2D-DFT of size N × N (N = 16).
The data partitioning algorithms POPTA and HPOPTA are described in detail in Lastovetsky et al. [5] and Khaleghzadeh et al. [6] respectively. Briefly, POPTA determines the optimal data distribution for minimization of time for the most general performance profiles of data parallel applications executing on homogeneous multicore clusters. One of its inputs is a speed function of the processors involved in its execution since they are considered to be identical. HPOPTA is the extension of POPTA for heterogeneous clusters of multicore processors. The inputs to it are the p different speed functions of the p processors involved in its execution. Unlike load balancing algorithms, optimal solutions found by both these algorithms may not load-balance an application. The output from the data partitioning algorithms is the data distribution of the rows, One can see that the two curves are not identical (heterogeneous). That is, there are points where the speeds differ from each other by more than 5% ( = 0.05). We input the speed functions to HPOPTA, which determines the optimal partitioning of rows, (d [1] , d [2] ) = (11648, 13056), where each row is of length N = 24704.
In the following section IV, we present the pseudocode of PFFT-FPM and its shared-memory implementations for Intel MKL FFT and FFTW-3.3.7 respectively on a Intel Haswell server containing 36 physical cores (specification shown in Table I ).
D. PFFT-FPM-PAD: Performance Optimization Using Padding Determined from FPMs
In this section, we present PFFT-FPM-PAD, an extension of PFFT-FPM where the partitions (problem sizes) are padded by lengths determined from the FPMs. The inputs and the outputs of this method are the same as those for PFFT-FPM. The data partitioning algorithms invoked in PFFT-FPM-PAD are the same as those employed in PFFT-FPM. However, the series of 1D-FFTs are performed locally on rows whose length is extended (padded) by an extent determined from the FPM of the processor. It should be noted that the determination of the length of padding is a local computation and is specific to an abstract processor. That is, the lengths can be different for different processors. In some cases, there is no necessity for padding and therefore the length of the padding is zero.
PFFT-FPM-PAD consists of following main steps: Step
Step 2. 1D-FFTs on padded rows: Processor P i executes sequential 1D-FFTs on its rows in M given by d [i] . The length of each row N is padded to N padded . It is determined as follows using the FPM, S i = s i (x, y):
The ratio Step 3. Matrix Transposition: The matrix M (excluding the padded region) is transposed.
Step 4. 1D-FFTs on padded rows: The lengths of the paddings already determined in Step 2 are reused. Processor P i executes sequential 1D-FFTs on its padded rows.
Step 5 In the following section IV, we present the pseudocode of PFFT-FPM-PAD and its shared-memory implementations for Intel MKL FFT and FFTW-3.3.7 respectively on the Intel Haswell server containing 36 physical cores (specification is shown in Table I ).
IV. PSEUDOCODES OF PFFT-FPM AND PFFT-FPM-PAD
In this section, we describe two shared memory implementations of PFFT-FPM, one using Intel MKL FFT and the other using FFTW-3.3.7.
The inputs to the implementation are the signal matrix M of size N × N , the number of abstract processors (groups) p, the speed functions represented by a set S respectively containing problem sizes and speeds, and number of threads in each abstract processor (group) represented by t. The output from the algorithm is the transformed signal matrix M (considering that we are performing in-place FFT).
The pseudocode of the algorithm is illustrated in (Algorithm 1). The first step (Line 1) is to determine the partitioning of rows by invoking the routine PARTITION. The partitioning routine checks if the variation of the speeds for each data point is less than or equal to user-input tolerance (Algorithm 2, 5) to determine the data partitioning of the rows. If all the variations are less than or equal to , the average of the speeds are calculated for each data point (Line 7). The averaged speed function is then input to POPTA [5] to determine the data partitioning of the rows (Line 9). The data distribution is output in the array, Number of abstract processors, p ∈ Z >0 Functional performance model (speed functions) represented by, Each processor performs the series of row 1D-FFTs locally using the routine 1D ROW FFTS LOCAL. The number of row 1D-FFTs performed by processor P i is given by first argument, d i . The implementation of this routine using FFTW interface is shown in Algorithm 6.
The implementations of PFFT-FPM-PAD are similar to those for PFFT-FPM except that the routine 1D ROW FFTS LOCAL PADDED determines the length of the padding from the FPMs using the function Determine Pad Length before executing the series of row 1D-FFTs.
A. Shared Memory Implementations of PFFT-FPM
We now describe the shared-memory implementations of the routine PFFT LIMB for Intel MKL FFT and FFTW-3.3.7 respectively on a Intel Haswell server containing 36 physical cores (specification is shown in Table I ).
The input parameters (p, t) to be used during the execution of PFFT-FPM and PFFT-FPM-PAD are obtained from the best load-balanced configuration observed experimentally. N , Number of rows in the signal matrix, N ∈ Z >0 Number of abstract processors, p ∈ Z >0 Functional performance model (speed functions) represented by,
Optimal partitioning of the rows of the signal matrix,
for point ← 1, m do
if (rdif f > ) then 5: return HPOPTA(N, p, S, d) for proc ← 1, p do PARALLEL TRANPOSE(M) 6: for proc ← 1, p do PARALLEL TRANPOSE(M) 10: return M 11: end procedure 1) Intel MKL FFT: For the implementation using Intel MKL FFT, we use two groups of 18 threads each, (p = 2, t = 18). We experimentally found this pair to be the best among the following combinations: {(4, 9), (6, 6), (9, 4), (12, 3)}, experimentally.
The routine PFFT LIMB INTEL MKL shows the implementation of PFFT LIMB using the FFTW interface. Lines The transpose routine using blocking is presented in the Appendix A.
2) FFTW: For the implementation using FFTW-3.3.7, we use four groups of 9 threads each, (p = 4, t = 9). We experimentally found this pair to be the best among the following combinations: {(2, 18), (6, 6), (9, 4), (12, 3)}, experimentally.
The routine PFFT LIMB FFTW shows the implementation of PFFT LIMB. Lines 2-3 sets the number of threads to use during the execution of a 1D-FFT. Lines 4-12 show the execution of row 1D-FFTs by the four abstract processors (groups of 9 threads each) in parallel. It should be noted that only thread-safe routine in FFTW is fftw execute. All the other routines such an plan creation (fftw plan many dft) and plan destruction (fftw destroy plan) must be called from one thread at a time. Line 13 contains the fast transpose of the signal matrix. Lines 14-22 show the execution of row 1D-FFTs by the four abstract processors (groups of 9 threads each) in parallel. This is followed by fast transpose on Line 23.
The transpose routine using blocking is presented in the Appendix A.
V. EXPERIMENTAL RESULTS AND DISCUSSION
In this section, we present our experimental results where we present the performance improvements provided by our two model-based optimization methods, PFFT-FPM and PFFT-FPM-PAD, respectively. Our experimental platform is a Intel Haswell server containing 36 physical cores. Its specification is shown in Table I .
We use two packages, FFTW-3.3.7 and Intel MKL FFT, for implementation of the algorithms. We could not optimize FFTW-2.1.5 since the implementation of series of row 1D-FFTs is quite poor using fftw threads compared to the implementation of fftw plan many dft in FFTW-3.3.7 and Intel MKL FFT. However, we will compare the speedups of optimized FFTW-3.3.7 and Intel MKL FFT with the unoptimized FFTW-2.1.5.
The input parameters (p, t) to be used during the execution of PFFT-FPM and PFFT-FPM-PAD are obtained from the best load-balanced configuration observed experimentally. For the implementations using FFTW-3.3.7, we use four groups of 9 threads each, (p = 4, t = 9) since Algorithm 4 Intel MKL implementation of PFFT LIMB using FFTW interface employing two groups (p = 2) of t threads each.
1:
M, Signal matrix of size N × N, N ∈ Z >0
2: FFTW INIT THREADS() 3:
FFTW PLAN WITH NTHREADS(t) 4:
#pragma omp parallel sections num threads (2) 5:
#pragma omp section 6: 1D ROW FFTS LOCAL (1, d 1 , N, M) 
7:
#pragma omp section TRANPOSE(M) 10: #pragma omp parallel sections num threads (2) 11:
#pragma omp section return M 18: end procedure this pair performs the best among the following combinations: {(2, 18), (6, 6) , (9, 4) , (12, 3) }. For the implementations using Intel MKL FFT, we use two groups of 18 threads each, (p = 2, t = 18), which was found to be the best experimentally among the following combinations: {(4, 9), (6, 6) , (9, 4) , (12, 3)}.
A. Experimental Methodology to Build the Speed Functions
We followed the methodology described below to make sure the experimental results are reliable:
• The server is fully reserved and dedicated to these experiments during their execution. We also made certain that there are no drastic fluctuations in the load due to abnormal events in the server by monitoring its load continuously for a week using the tool sar. Insignificant variation in the load was observed during this monitoring period suggesting normal and clean behavior of the server.
• When an application is executed, it is bound to the physical cores using the numactl tool.
• To obtain a data point in the speed function, the application is repeatedly executed until the sample mean lies in the 95% confidence interval and a precision of 0.025 (2.5%) has been achieved. For this purpose, Student's t-test is used assuming that the individual observations are independent and their population follows the normal Algorithm 5 FFTW implementation of PFFT LIMB employing two groups (p = 4) of t threads each.
2: FFTW INIT THREADS() 3:
FFTW PLAN WITH NTHREADS(t)
4:
#pragma omp parallel sections num threads (4) 5:
#pragma omp section 6:
#pragma omp section TRANPOSE(M) 14: #pragma omp parallel sections num threads (4) 15:
#pragma omp section return M 26: end procedure distribution. We verify the validity of these assumptions by plotting the distributions of observations. The function M eanU singT test, shown in Algorithm 8, describes this step. For each data point, the function is invoked, which repeatedly executes the application app until one of the following three conditions is satisfied:
1) The maximum number of repetitions (maxReps) have been exceeded (Line 3). 2) The sample mean falls in the confidence interval (or the precision of measurement eps has been achieved) (Lines 15-17).
3) The elapsed time of the repetitions of application execution has exceeded the maximum time allowed (maxT in seconds) (Lines 18-20).
So, for each data point, the function M eanU singT test is invoked and the sample mean mean is returned at the end of invocation. The function M easure measures the execution time using the HCL's WattsUp library [7] . rank ← 1; howmany ← x; s ← N ; 3: idist ← N ; odist ← N ; istride ← 1;
ostride ← 1; inembed ← s; onembed ← s; return M 9: end procedure Algorithm 7 Series of x row 1D-FFTs using FFTW interface function fftw plan many dft. Each row is padded to N padded .
Processor identifier, id ∈ Z >0 Problem size x ∈ Z >0 M, Signal matrix of size N × N, N ∈ Z >0 Functional performance model (speed functions) represented by,
M, Signal matrix of size N × N, N ∈ Z >0 2:
rank ← 1; howmany ← x; s ← N padded ; 4: idist ← N padded ; odist ← N padded ; istride ← 1;
5:
ostride ← 1; inembed ← s; onembed ← s;
plan ← FFTW PLAN MANY DFT(rank, s, howmany, M, inembed, istride, idist, M, onembed, ostride, odist, F F T W F ORW ARD, F F T W EST IM AT E) return M 10: end procedure
The input minimum and maximum number of repetitions, minReps and maxReps, differ based on the problem size solved. For small problem sizes (32 ≤ n ≤ 1024), these values are set to 10000 and 100000 respectively. For medium problem sizes (1024 < n ≤ 5120), these values are set to 100 and 1000. For large problem sizes (n > 5120), these values are set to 5 and 50. The values of maxT , cl, and eps are respectively set to 3600, 0.95, and 0.025. If the precision of measurement is not achieved before the maximum number of repeats have been completed, we increase the number of repetitions and also the maximum elapsed time allowed. However, we observed that condition (2) is always satisfied before the other two in our experiments.
B. Full Speed Functions
The full speed functions constructed for Intel MKL FFT and FFTW-3.3.7 are shown in the Figures 13 and 14 respectively. The inputs to the experimental methodology are the FFT application and the application parameters (p, t, M), and the set of problem sizes. The output is the set of discrete speed functions, S = {S 1 , ...S p }, one for each abstract processor. The set of problem sizes (x, y) used for the construction of speed functions are {(x, y) | 128 ≤ x ≤ y, 128 ≤ y ≤ 64000, x mod 128, y mod 128} = {128 × 128, 128×256, 256×256, · · · , 64000×64000}. All the abstract processors build a data point ((x, y), s i (x, y)) in their speed functions simultaneously. That is, all of them execute the same problem size x×y in parallel to determine the speed s i (x, y) in their speed functions. It should be noted that for large problem sizes (for example: {(x, y) | 128 ≤ x ≤ 64000, y = 64000), all the data points (x, y) can not be built due to main memory constraint. Therefore, the speed functions are built until permissible problem size.
The time to build the full speed functions can be quite expensive. This takes into account the fact that for each data point, statistical averaging is performed to determine its sample mean. It took around 96 hours each to build the speed functions for Intel MKL FFT and FFTW-3.3.7. However, partial speed functions [8] , [9] can be built and input to the data partitioning algorithm [5] , which would return sub-optimal data distributions (but better than load balanced solution) to be used in PFFT-FPM and PFFT-FPM-PAD. To build a partial speed function, data points in the neighbourhood of homogeneous distribution,
, are constructed until the allowed user-input execution time is exceeded. We aim to research further into methods to reduce the construction times of speed functions in our future work.
To demonstrate the performance improvements of the solutions determined by PFFT-FPM and PFFT-FPM-PAD, we report the average and maximum speedups over to the basic FFT versions (that employ one groups of 36 threads in their execution). For PFFT-FPM, the speedup is calculated as follows: Speedup = t basic t pf f t−f pm , where t basic is the execution time obtained using the basic FFT version (Intel MKL FFT or FFTW-3.3.7) and t pf f t−f pm is the execution time Algorithm 8 Function determining the mean of an experimental run using Student's t-test.
1: procedure MEANUSINGTTEST(app, minReps, maxReps, maxT, cl, accuracy, repsOut, clOut, etimeOut, epsOut, mean) Input:
The application to execute, app The minimum number of repetitions, minReps ∈ Z >0
The maximum number of repetitions, maxReps ∈ Z >0
The maximum time allowed for the application to run, maxT ∈ R >0 The required confidence level, cl ∈ R >0 The required accuracy, eps ∈ R >0 Output:
The number of experimental runs actually made,
The confidence level achieved, clOut ∈ R >0 The accuracy achieved, epsOut ∈ R >0 The elapsed time, etimeOut ∈ R >0 The mean, mean ∈ R >0 2:
while (reps < maxReps) and (!stop) do 4:
EXECUTE(app) 6 :
reps ← reps + 1 8:
ObjArray[reps] ← et − st 10: sum ← sum + ObjArray[reps]
11:
if reps > minReps then 12: clOut ← fabs(gsl cdf tdist Pinv(cl, reps−1)) × gsl stats sd(ObjArray, 1, reps) / sqrt(reps) 13: if clOut × reps sum < eps then 14: stop ← 1 obtained using PFFT-FPM. For PFFT-FPM-PAD, the speedup is calculated as follows: Speedup = t basic t pf f t−f pm−pad , where t pf f t−f pm−pad is the execution time obtained using PFFT-FPM-PAD.
C. PFFT-FPM and PFFT-FPM-PAD using FFTW-3.3.7 Figure 15 shows the speedups of PFFT-FPM and PFFT-FPM-PAD over basic FFTW-3.3.7 where the 2D-DFT is computed using one group consisting of 36 threads. Each data point in the speed functions involves a complex 2D-DFT of size N × N . Figure 16 shows the speedup of PFFT-FPM-PAD for problem sizes where performance has been improved. The average and maximum performance improvements are 2x and 9.4x respectively. Figure 17 shows the execution times of PFFT-FPM and PFFT-FPM-PAD versus basic FFTW-3.3.7. Figure 18 shows the execution times of PFFT-FPM only versus basic FFTW-3.3.7. Figure 19 shows the execution times of PFFT-FPM-PAD only versus basic FFTW-3.3.7.
For problem sizes in the range (N > 33000), while the speedups are still quite good (6x for FFTW-3.3.7), major Figure  21 shows the speedups of PFFT-FPM-PAD for problem sizes where performance has been improved. The average and maximum speedups are 1.4x and 5.9x respectively. Figure 22 shows the execution times of PFFT-FPM and PFFT-FPM-PAD versus basic Intel MKL FFT. Figure 23 shows the execution times of PFFT-FPM only versus basic Intel MKL FFT. Figure 24 shows the execution times of PFFT-FPM-PAD only versus basic Intel MKL FFT.
For problem sizes in the range (N > 33000), while the speedups are still quite good (2x for Intel MKL FFT), the variations are still quite significant. Finally, we compare how the optimized FFTW-3.3.7 and Intel MKL FFT using PFFT-FPM-PAD fares with respect to unoptimized FFTW-2.1.5. Figure 25 shows the speedup of FFTW-3.3.7 using PFFT-FPM-PAD versus unoptimized FFTW-2.1.5. One can see that in the range of problem sizes (N < 15000), FFTW-2.1.5 performs better than FFTW-3.3.7. There are few problem sizes in the range (N > 30000) again where it is better. The average performances of FFTW-3.3.7 and FFTW-2.1.5 are 7297 MFLOPs and 7033 MFLOPs respectively. The average speedup of FFTW-3.3.7 over FFTW-2.1.5 is 1.2x. Most importantly, our optimizations have improved the average performance of FFTW-3.3.7 over FFTW-2.1.5 by 42%. Figure 26 shows the speedup of Intel MKL FFT using PFFT-FPM-PAD versus unoptimized FFTW-2.1.5. The average performances of Intel MKL FFT and FFTW-2.1.5 are 11170 MFLOPs and 7033 MFLOPs respectively (Intel MKL FFT being 60% better). However, there are around 91 problem sizes (majority of them closer to the end of the figure) where FFTW-2.1.5 exhibits better performance than Intel MKL FFT. Most importantly, our optimizations have improved the average performance of Intel MKL FFT over FFTW-2.1.5 by 24% (over and above the 36% of unoptimized Intel MKL FFT). The average speedup of FFTW-3.3.7 over FFTW-2.1.5 is 1.7x.
F. Summary
We summarize the results below:
• For problem sizes in the range (0 < N ≤ 10000), the speedups provided by PFFT-FPM and PFFT-FPM-PAD for Intel MKL FFT are not significant. This is because the variations (performance drops) are not remarkable.
• For problem sizes in the range (10000 < N ≤ 33000), the speedups are tremendous. For FFTW-3.3.7, the average and maximum speedups provided by PFFT-FPM are 2.7x and 6.8x respectively and those provided by PFFT-FPM-PAD are 3x and 9.4x 
VI. RELATED WORK
In this section, we review parallel solutions proposed for performance optimization of FFT on both homogeneous and heterogeneous platforms. We survey load-balancing algorithms employed for performance optimization of scientific applications on modern multicore platforms. Finally, we present an overview of the latest efforts addressing the variations using load imbalancing algorithms on modern multicore platforms.
A. Parallel FFT solutions for homogeneous and heterogeneous platforms
There are several works that present parallel FFTs for distributed memory architectures. Averbuch et al. [10] present a parallel version of the CooleyTukey FFT algorithm for MIMD multiprocessors and demonstrate efficiency of 90% on a message-passing IBM SP2 computer.
Dmitruk et al. [11] use a 1D domain decomposition algorithm for performance improvement of 3D real FFT. They present techniques for reducing the cost of communications in the communication-intensive transpose operation of their algorithm.
We review few research works that have proposed optimized FFT implementations for GPU platforms. Chen et al. [12] present optimized FFT implementations for GPU clusters. Gu et al. [13] propose out-of-card implementations for 1D, 2D, and 3D FFTs on GPUs. Wu et al. [14] present optimized multidimensional FFT implementations on CPUGPU heterogeneous platforms where the input signal matrix is too large to fit in the GPU global memory. Naik et al. [15] demonstrate good performance improvement of FFT on their heterogeneous cluster compared to a homogeneous cluster.
B. Parallel FFT Libraries
The Fastest Fourier Transform in the West (FFTW) [16] , [17] is a software library for computing discrete Fourier transforms (DFTs). It provides routines utilizing threads for parallel one-and multi-dimensional transforms of both real and complex data, and multi-dimensional transforms of real and complex data for parallel machines supporting MPI.
Pekurovsky et al. [18] present a library P3DFFT, which computes fast Fourier transforms (FFTs) in three dimensions by using two-dimensional domain decomposition. Li et al. [19] provides an to perform three-dimensional distributed FFTs using MPI. OpenFFT [20] is an open source parallel package for computing multi-dimensional Fast Fourier Transforms (3-D and 4-D FFTs) of both real and complex numbers of arbitrary input size.
The Intel Math Kernel library (Intel MKL) [21] provides an interface for computing a discrete Fourier transform in one, two, or three dimensions with support for mixed radices. It provides DFT routines for single-processor or shared-memory systems, and for distributed-memory architectures.
C. Load balancing algorithms for performance optimization on multicore platforms
Load balancing is a widely used method for performance optimization of scientific applications on parallel platforms. There are several classifications of it: static or dynamic, centralized or distributed, and synchronous or asynchronous.
Static algorithms use a priori information about the parallel application and platform [22] , [23] . They are particularly useful for applications where data locality is important because they do not require data redistribution. However, these algorithms are may be unsuitable for non-dedicated platforms, where load changes with time.. Dynamic algorithms balance the load by moving finegrained tasks between processors during the execution [24] , [25] , [26] . They often use static partitioning for their initial step due to its provably near-optimal communication cost, bounded tiny load imbalance, and lesser scheduling overhead.
In the non-centralized load balancing algorithms, at some point of computation, each processor find neighbours that are less loaded than itself and redistributes data between them [27] , [28] . In centralized algorithms, there is a centralized load balancer that decides when to distribute data based on global load information [29] , [30] .
The synchronous algorithm means that for each processor to balance its load at time t+1, a processor needs to have the load of its neighbor at time t [31] . In other words, there is timesynchronization between all processors. In an asynchronous algorithm, the time synchronization is absent [32] .
The most advanced load balancing algorithms use functional performance models (FPMs), which are application-specific and represent the speed of a processor by continuous function of problem size but satisfying some assumptions on its shape [33] , [22] . These FPMs capture accurately the real-life behaviour of applications executing on nodes consisting of uniprocessors (single-core CPUs).
D. Load imbalancing algorithms for performance optimization on multicore platforms
Lastovetsky et al. [34] , [35] study the variations in performance profile for a real-life data-parallel scientific application, Multidimensional Positive Definite Advection Transport Algorithm (MPDATA), on a Xeon Phi co-processor. This is the first work where the load-imbalancing technique is applied to distribute the workload unevenly minimizing the computation time of its parallel execution. However, no general partitioning algorithm is proposed in this work.
Lastovetsky et al. [5] , Reddy et al. [36] , and Khaleghzadeh et al. [6] are theoretical works that present novel data partitioning algorithms for minimization of time and energy of computations for the most general performance and energy profiles of data-parallel applications executing on homogeneous and heterogeneous multicore clusters.
In this paper, we present novel model-based methods for performance optimization of a real-life multithreaded application (2D-DFT) on multicore processors.
VII. CONCLUSION
Code modernization experts are engaged in a perpetual battle to keep their codes up-to-date with the ever-changing hardware landscape by porting and tuning them to extract the utmost performance from the current hardware platforms. They commonly use roofline model to gauge the performance gains accrued from incremental optimizations towards achieving the theoretical peak performance of a processor. However, since hardware platforms are changing at a rapid pace, this practice of incremental nodal optimization using architecturespecific techniques can be retrogressive with two typical symptoms. First, it can fall prey to Red Queen Principle where one spends several man-years putting extensive optimizations only in the long run to stay in the same place where one started. Second, it is very likely that an open source package with portable optimizations may exhibit better performance for some problem sizes and better average performance overall than a heavily optimized vendor package.
In this paper, we expounded this insight using multithreaded Fast Fourier transforms provided in three highly optimized packages, FFTW-2.1.5, FFTW-3.3.7, and Intel MKL FFT. Then, we proposed two novel model-based optimization methods, PFFT-FPM and PFFT-FPM-PAD, that employ parallel computing based on advanced functional performance models and are therefore highly portable. They compute 2D-DFT of a complex signal matrix of size N × N using p abstract processors. Both the algorithms take as inputs, discrete 3D functions of performance against problem size of the processors and output the transformed signal matrix.
We performed our experiments on a modern Intel Haswell multicore server consisting of two processors of 18 physical cores each. The average and maximum speedups observed for PFFT-FPM using FFTW-3.3.7 are 1.9x and 6.8x respectively and the average and maximum speedups observed using Intel MKL FFT are 1.3x and 2x respectively. The average and maximum speedups observed for PFFT-FPM-PAD using FFTW-3.3.7 are 2x and 9.4x respectively and the average and maximum speedups observed using Intel MKL FFT are 1.4x and 5.9x respectively. We showed that using our optimization methods improves the average performance of FFTW-3.3.7 over the unoptimized FFTW-2.1.5 by 42% and the average performance of Intel MKL FFT over the unoptimized FFTW-2.1.5 by 24% (over and above the 36% of unoptimized Intel MKL FFT).
The software implementations of the algorithms presented in this paper can be found at [37] .
In our future work, we plan to extend our algorithms for fast computation of 3D-DFT. We would also develop extensions of them for homogeneous and heterogeneous clusters of multicore nodes. 
